mirror of
https://github.com/mii443/tangprimer-riscv.git
synced 2025-12-03 03:08:22 +00:00
2148 lines
19 KiB
Plaintext
2148 lines
19 KiB
Plaintext
=====
|
|
SETUP
|
|
2.196
|
|
8.695
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
6.609
|
|
core0/n151_s
|
|
6.609
|
|
6.644
|
|
core0/n150_s
|
|
6.644
|
|
6.679
|
|
core0/n149_s
|
|
6.679
|
|
6.715
|
|
core0/n148_s
|
|
6.715
|
|
6.750
|
|
core0/n147_s
|
|
6.750
|
|
6.785
|
|
core0/n146_s
|
|
6.785
|
|
6.820
|
|
core0/n145_s
|
|
6.820
|
|
6.855
|
|
core0/n144_s
|
|
6.855
|
|
6.891
|
|
core0/n213_s5
|
|
7.774
|
|
8.323
|
|
core0/n213_s4
|
|
8.324
|
|
8.695
|
|
core0/reg_wb_data_31_s0
|
|
8.695
|
|
=====
|
|
SETUP
|
|
2.518
|
|
8.373
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
6.609
|
|
core0/n151_s
|
|
6.609
|
|
6.644
|
|
core0/n150_s
|
|
6.644
|
|
6.679
|
|
core0/n149_s
|
|
6.679
|
|
6.715
|
|
core0/n148_s
|
|
6.715
|
|
7.185
|
|
core0/n218_s0
|
|
7.824
|
|
8.373
|
|
core0/reg_wb_data_26_s0
|
|
8.373
|
|
=====
|
|
SETUP
|
|
2.618
|
|
8.273
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
6.609
|
|
core0/n151_s
|
|
6.609
|
|
6.644
|
|
core0/n150_s
|
|
6.644
|
|
6.679
|
|
core0/n149_s
|
|
6.679
|
|
6.715
|
|
core0/n148_s
|
|
6.715
|
|
6.750
|
|
core0/n147_s
|
|
6.750
|
|
6.785
|
|
core0/n146_s
|
|
6.785
|
|
6.820
|
|
core0/n145_s
|
|
6.820
|
|
7.290
|
|
core0/n215_s0
|
|
7.703
|
|
8.273
|
|
core0/reg_wb_data_29_s0
|
|
8.273
|
|
=====
|
|
SETUP
|
|
2.751
|
|
8.139
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.692
|
|
core0/n232_s0
|
|
7.590
|
|
8.139
|
|
core0/reg_wb_data_12_s0
|
|
8.139
|
|
=====
|
|
SETUP
|
|
2.779
|
|
8.112
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
6.609
|
|
core0/n151_s
|
|
6.609
|
|
6.644
|
|
core0/n150_s
|
|
6.644
|
|
6.679
|
|
core0/n149_s
|
|
6.679
|
|
7.149
|
|
core0/n219_s0
|
|
7.563
|
|
8.112
|
|
core0/reg_wb_data_25_s0
|
|
8.112
|
|
=====
|
|
SETUP
|
|
2.789
|
|
8.102
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.833
|
|
core0/n228_s0
|
|
7.731
|
|
8.102
|
|
core0/reg_wb_data_16_s0
|
|
8.102
|
|
=====
|
|
SETUP
|
|
2.852
|
|
8.039
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
6.609
|
|
core0/n151_s
|
|
6.609
|
|
6.644
|
|
core0/n150_s
|
|
6.644
|
|
6.679
|
|
core0/n149_s
|
|
6.679
|
|
6.715
|
|
core0/n148_s
|
|
6.715
|
|
6.750
|
|
core0/n147_s
|
|
6.750
|
|
6.785
|
|
core0/n146_s
|
|
6.785
|
|
7.255
|
|
core0/n216_s0
|
|
7.668
|
|
8.039
|
|
core0/reg_wb_data_28_s0
|
|
8.039
|
|
=====
|
|
SETUP
|
|
2.893
|
|
7.998
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.938
|
|
core0/n225_s0
|
|
7.428
|
|
7.998
|
|
core0/reg_wb_data_19_s0
|
|
7.998
|
|
=====
|
|
SETUP
|
|
2.902
|
|
7.989
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
6.609
|
|
core0/n151_s
|
|
6.609
|
|
6.644
|
|
core0/n150_s
|
|
6.644
|
|
7.114
|
|
core0/n220_s0
|
|
7.527
|
|
7.989
|
|
core0/reg_wb_data_24_s0
|
|
7.989
|
|
=====
|
|
SETUP
|
|
2.934
|
|
7.957
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.973
|
|
core0/n224_s0
|
|
7.387
|
|
7.957
|
|
core0/reg_wb_data_20_s0
|
|
7.957
|
|
=====
|
|
SETUP
|
|
2.959
|
|
7.932
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.727
|
|
core0/n231_s0
|
|
7.383
|
|
7.932
|
|
core0/reg_wb_data_13_s0
|
|
7.932
|
|
=====
|
|
SETUP
|
|
3.005
|
|
7.886
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.903
|
|
core0/n226_s0
|
|
7.316
|
|
7.886
|
|
core0/reg_wb_data_18_s0
|
|
7.886
|
|
=====
|
|
SETUP
|
|
3.039
|
|
7.852
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
6.609
|
|
core0/n151_s
|
|
6.609
|
|
6.644
|
|
core0/n150_s
|
|
6.644
|
|
6.679
|
|
core0/n149_s
|
|
6.679
|
|
6.715
|
|
core0/n148_s
|
|
6.715
|
|
6.750
|
|
core0/n147_s
|
|
6.750
|
|
7.220
|
|
core0/n217_s0
|
|
7.390
|
|
7.852
|
|
core0/reg_wb_data_27_s0
|
|
7.852
|
|
=====
|
|
SETUP
|
|
3.044
|
|
7.847
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
6.609
|
|
core0/n151_s
|
|
6.609
|
|
7.079
|
|
core0/n221_s0
|
|
7.476
|
|
7.847
|
|
core0/reg_wb_data_23_s0
|
|
7.847
|
|
=====
|
|
SETUP
|
|
3.061
|
|
7.830
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.868
|
|
core0/n227_s0
|
|
7.281
|
|
7.830
|
|
core0/reg_wb_data_17_s0
|
|
7.830
|
|
=====
|
|
SETUP
|
|
3.098
|
|
7.793
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
7.009
|
|
core0/n223_s0
|
|
7.422
|
|
7.793
|
|
core0/reg_wb_data_21_s0
|
|
7.793
|
|
=====
|
|
SETUP
|
|
3.190
|
|
7.701
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
6.609
|
|
core0/n151_s
|
|
6.609
|
|
6.644
|
|
core0/n150_s
|
|
6.644
|
|
6.679
|
|
core0/n149_s
|
|
6.679
|
|
6.715
|
|
core0/n148_s
|
|
6.715
|
|
6.750
|
|
core0/n147_s
|
|
6.750
|
|
6.785
|
|
core0/n146_s
|
|
6.785
|
|
6.820
|
|
core0/n145_s
|
|
6.820
|
|
6.855
|
|
core0/n144_s
|
|
6.855
|
|
7.325
|
|
core0/n214_s0
|
|
7.330
|
|
7.701
|
|
core0/reg_wb_data_30_s0
|
|
7.701
|
|
=====
|
|
SETUP
|
|
3.218
|
|
7.673
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.797
|
|
core0/n229_s0
|
|
7.211
|
|
7.673
|
|
core0/reg_wb_data_15_s0
|
|
7.673
|
|
=====
|
|
SETUP
|
|
3.306
|
|
7.585
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.327
|
|
core0/n159_s
|
|
6.327
|
|
6.363
|
|
core0/n158_s
|
|
6.363
|
|
6.398
|
|
core0/n157_s
|
|
6.398
|
|
6.433
|
|
core0/n156_s
|
|
6.433
|
|
6.468
|
|
core0/n155_s
|
|
6.468
|
|
6.503
|
|
core0/n154_s
|
|
6.503
|
|
6.539
|
|
core0/n153_s
|
|
6.539
|
|
6.574
|
|
core0/n152_s
|
|
6.574
|
|
7.044
|
|
core0/n222_s0
|
|
7.214
|
|
7.585
|
|
core0/reg_wb_data_22_s0
|
|
7.585
|
|
=====
|
|
SETUP
|
|
3.345
|
|
7.546
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.011
|
|
core0/n168_s
|
|
6.011
|
|
6.046
|
|
core0/n167_s
|
|
6.046
|
|
6.081
|
|
core0/n166_s
|
|
6.081
|
|
6.116
|
|
core0/n165_s
|
|
6.116
|
|
6.151
|
|
core0/n164_s
|
|
6.151
|
|
6.187
|
|
core0/n163_s
|
|
6.187
|
|
6.222
|
|
core0/n162_s
|
|
6.222
|
|
6.257
|
|
core0/n161_s
|
|
6.257
|
|
6.292
|
|
core0/n160_s
|
|
6.292
|
|
6.762
|
|
core0/n230_s0
|
|
7.175
|
|
7.546
|
|
core0/reg_wb_data_14_s0
|
|
7.546
|
|
=====
|
|
SETUP
|
|
3.370
|
|
7.521
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/rs1_3_s2
|
|
0.926
|
|
1.158
|
|
core0/register_rs1_data[0]_DOAL_G_0_s4
|
|
1.819
|
|
2.368
|
|
core0/register_rs1_data[0]_DOAL_G_0_s3
|
|
2.370
|
|
2.832
|
|
core0/register_rs1_data[0]_DOAL_G_0_s1
|
|
3.004
|
|
3.375
|
|
core0/register_rs1_data[0]_DOAL_G_0_s0
|
|
4.093
|
|
4.546
|
|
core0/n105_s
|
|
4.963
|
|
5.533
|
|
core0/n104_s
|
|
5.533
|
|
5.568
|
|
core0/n103_s
|
|
5.568
|
|
5.603
|
|
core0/n102_s
|
|
5.603
|
|
6.073
|
|
core0/n203_s2
|
|
6.972
|
|
7.521
|
|
core0/alu_out_3_s1
|
|
7.521
|
|
=====
|
|
SETUP
|
|
3.374
|
|
7.517
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
5.975
|
|
core0/n169_s
|
|
5.975
|
|
6.445
|
|
core0/n201_s2
|
|
6.968
|
|
7.517
|
|
core0/alu_out_5_s1
|
|
7.517
|
|
=====
|
|
SETUP
|
|
3.390
|
|
7.501
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
6.340
|
|
core0/n204_s2
|
|
6.952
|
|
7.501
|
|
core0/alu_out_2_s1
|
|
7.501
|
|
=====
|
|
SETUP
|
|
3.491
|
|
7.400
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
6.340
|
|
core0/reg_wb_data_2_s0
|
|
7.400
|
|
=====
|
|
SETUP
|
|
3.496
|
|
7.395
|
|
10.891
|
|
clock_ibuf
|
|
0.000
|
|
0.683
|
|
core0/register_register_0_0_s
|
|
0.926
|
|
3.186
|
|
core0/register_rs1_data[0]_DOAL_G_1_s0
|
|
4.084
|
|
4.639
|
|
core0/n173_s
|
|
5.300
|
|
5.870
|
|
core0/n172_s
|
|
5.870
|
|
5.905
|
|
core0/n171_s
|
|
5.905
|
|
5.940
|
|
core0/n170_s
|
|
5.940
|
|
6.410
|
|
core0/n202_s2
|
|
6.933
|
|
7.395
|
|
core0/alu_out_4_s1
|
|
7.395
|
|
=====
|
|
HOLD
|
|
0.199
|
|
1.308
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_30_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.308
|
|
=====
|
|
HOLD
|
|
0.203
|
|
1.312
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_7_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.312
|
|
=====
|
|
HOLD
|
|
0.203
|
|
1.312
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_6_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.312
|
|
=====
|
|
HOLD
|
|
0.213
|
|
1.322
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_9_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.322
|
|
=====
|
|
HOLD
|
|
0.215
|
|
1.323
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_31_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.323
|
|
=====
|
|
HOLD
|
|
0.215
|
|
1.323
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_21_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.323
|
|
=====
|
|
HOLD
|
|
0.215
|
|
1.323
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_20_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.323
|
|
=====
|
|
HOLD
|
|
0.215
|
|
1.323
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_11_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.323
|
|
=====
|
|
HOLD
|
|
0.215
|
|
1.323
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_10_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.323
|
|
=====
|
|
HOLD
|
|
0.215
|
|
1.323
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_8_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.323
|
|
=====
|
|
HOLD
|
|
0.215
|
|
1.323
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_5_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.323
|
|
=====
|
|
HOLD
|
|
0.215
|
|
1.323
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_4_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.323
|
|
=====
|
|
HOLD
|
|
0.227
|
|
1.335
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_29_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.335
|
|
=====
|
|
HOLD
|
|
0.321
|
|
1.430
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_25_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.430
|
|
=====
|
|
HOLD
|
|
0.321
|
|
1.430
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_24_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.430
|
|
=====
|
|
HOLD
|
|
0.325
|
|
1.434
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_27_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.434
|
|
=====
|
|
HOLD
|
|
0.337
|
|
1.445
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_17_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.445
|
|
=====
|
|
HOLD
|
|
0.337
|
|
1.445
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_15_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.445
|
|
=====
|
|
HOLD
|
|
0.337
|
|
1.445
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_14_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.445
|
|
=====
|
|
HOLD
|
|
0.337
|
|
1.445
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_0_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.445
|
|
=====
|
|
HOLD
|
|
0.353
|
|
1.461
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_23_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.461
|
|
=====
|
|
HOLD
|
|
0.353
|
|
1.461
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_1_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.461
|
|
=====
|
|
HOLD
|
|
0.364
|
|
1.473
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_19_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.473
|
|
=====
|
|
HOLD
|
|
0.364
|
|
1.473
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_13_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.473
|
|
=====
|
|
HOLD
|
|
0.364
|
|
1.473
|
|
1.109
|
|
clock_ibuf
|
|
0.000
|
|
0.675
|
|
core0/reg_wb_data_3_s0
|
|
0.860
|
|
1.062
|
|
core0/register_register_0_0_s
|
|
1.473
|