Files
qemu/hw/net
Akihiko Odaki fe619f2005 igb: Clear EICR bits for delayed MSI-X interrupts
Section 7.3.4.1 says:
> When auto-clear is enabled for an interrupt cause, the EICR bit is
> set when a cause event mapped to this vector occurs. When the EITR
> Counter reaches zero, the MSI-X message is sent on PCIe. Then the
> EICR bit is cleared and enabled to be set by a new cause event

Signed-off-by: Akihiko Odaki <akihiko.odaki@daynix.com>
Signed-off-by: Jason Wang <jasowang@redhat.com>
2023-05-23 15:20:15 +08:00
..
2023-03-10 15:35:38 +08:00
2023-03-10 15:35:38 +08:00
2023-03-10 15:35:38 +08:00
2023-05-23 15:20:15 +08:00
2023-03-10 15:35:38 +08:00
2023-03-10 15:35:38 +08:00
2023-05-23 15:20:15 +08:00
2023-05-23 15:20:15 +08:00
2023-05-23 15:20:15 +08:00
2023-03-10 15:35:38 +08:00
2019-08-16 13:31:52 +02:00
2023-02-08 07:28:05 +01:00