Files
qemu/hw/intc
Peter Maydell f1945632b4 hw/intc/arm_gicv3: Make reserved register addresses RAZ/WI
The GICv3 specification says that reserved register addresses
should RAZ/WI. This means we need to return MEMTX_OK, not MEMTX_ERROR,
because now that we support generating external aborts the
latter will cause an abort on new board models.

Cc: qemu-stable@nongnu.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 1513183941-24300-2-git-send-email-peter.maydell@linaro.org
Reviewed-by: Alistair Francis <alistair.francis@xilinx.com>
2018-01-11 13:25:40 +00:00
..
2017-09-27 11:35:59 +01:00
2016-05-19 16:42:29 +02:00
2017-12-13 17:59:26 +00:00
2016-06-07 18:19:23 +03:00
2016-05-19 16:42:29 +02:00
2016-01-29 15:07:24 +00:00
2016-05-19 16:42:29 +02:00
2017-09-27 11:35:59 +01:00
2017-11-14 14:31:33 +01:00
2017-12-18 17:07:03 +03:00
2017-12-15 09:49:24 +11:00
2016-05-19 16:42:29 +02:00
2016-01-29 15:07:22 +00:00
2017-09-27 11:35:59 +01:00
2017-07-14 12:29:49 +02:00
2017-12-15 09:49:24 +11:00
2016-01-29 15:07:24 +00:00