Files
qemu/hw/intc
Peter Maydell d87576e38d arm_gicv3: Fix broken logic in ELRSR calculation
Fix a broken expression in the calculation of ELRSR
register bits: instead of "(lr & ICH_LR_EL2_HW) == 1"
we want to check for != 0, because the HW bit is not
bit 0 so a test for == 1 is always false.

Fixes: https://bugs.launchpad.net/bugs/1658506

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Thomas Huth <thuth@redhat.com>
Message-id: 1485255993-6322-1-git-send-email-peter.maydell@linaro.org
2017-01-27 15:29:08 +00:00
..
2016-10-17 15:44:49 -02:00
2016-05-19 16:42:29 +02:00
2017-01-27 15:29:08 +00:00
2016-06-07 18:19:23 +03:00
2016-05-19 16:42:29 +02:00
2016-05-12 13:22:24 +01:00
2016-05-12 13:22:25 +01:00
2016-01-29 15:07:24 +00:00
2016-05-19 16:42:29 +02:00
2016-05-12 13:22:25 +01:00
2016-05-19 16:42:29 +02:00
2016-05-19 16:42:29 +02:00
2016-01-29 15:07:22 +00:00
2016-01-29 15:07:24 +00:00