Files
qemu/hw/intc
Paul Burton 2e2a1b4648 hw/mips_gic: Update pin state on mask changes
If the GIC interrupt mask is changed by a write to the smask (set mask)
or rmask (reset mask) registers, we need to re-evaluate the state of the
pins/IRQs fed to the CPU. Without doing so we risk leaving a pin high
despite the interrupt that led to that state being masked, or losing
interrupts if an already pending interrupt is unmasked.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Reviewed-by: Leon Alrae <leon.alrae@imgtec.com>
Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com>
2017-02-21 22:24:58 +00:00
..
2016-10-17 15:44:49 -02:00
2016-05-19 16:42:29 +02:00
2017-01-27 15:29:08 +00:00
2016-06-07 18:19:23 +03:00
2016-05-19 16:42:29 +02:00
2016-05-12 13:22:24 +01:00
2016-05-12 13:22:25 +01:00
2016-01-29 15:07:24 +00:00
2016-05-19 16:42:29 +02:00
2016-05-12 13:22:25 +01:00
2016-05-19 16:42:29 +02:00
2016-05-19 16:42:29 +02:00
2016-01-29 15:07:22 +00:00
2016-01-29 15:07:24 +00:00