Files
qemu/hw
Philippe Mathieu-Daudé 07741e6754 hw/mips/malta: Rewrite CP0_MVPConf0 access using deposit()
PTC field has 8 bits, PVPE has 4. We plan to use the
"hw/registerfields.h" API with MIPS CPU definitions
(target/mips/cpu.h). Meanwhile we use magic 8 and 4.

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20201204222622.2743175-6-f4bug@amsat.org>
2020-12-13 20:26:02 +01:00
..
2020-08-21 06:30:32 -04:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:07 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:08 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:08 -05:00
2020-12-10 12:15:18 -05:00
2020-08-21 06:30:25 -04:00
2020-12-10 12:15:18 -05:00
2020-08-21 06:30:33 -04:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-08-27 14:04:55 -04:00
2020-12-10 12:15:19 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:06 -05:00
2020-08-21 06:30:25 -04:00
2020-12-10 12:15:06 -05:00
2020-12-10 12:15:08 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-11-15 16:44:18 +01:00
2020-08-21 06:30:33 -04:00
2020-11-20 10:43:41 -05:00
2020-12-10 12:15:10 -05:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00