Files
qemu/include/hw
Peter Maydell ae3b3ba15c hw/intc/arm_gicv3: Implement GICv4's new redistributor frame
The GICv4 extends the redistributor register map -- where GICv3
had two 64KB frames per CPU, GICv4 has four frames. Add support
for the extra frame by using a new gicv3_redist_size() function
in the places in the GIC implementation which currently use
a fixed constant size for the redistributor register block.
(Until we implement the extra registers they will RAZ/WI.)

Any board that wants to use a GICv4 will need to also adjust
to handle the different sized redistributor register block;
that will be done separately.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220408141550.1271295-23-peter.maydell@linaro.org
2022-04-22 14:44:52 +01:00
..
2022-04-06 20:03:26 +01:00
2021-10-12 08:20:08 +02:00
2022-04-20 09:36:24 +02:00
2022-04-06 10:50:37 +02:00
2021-09-29 10:45:19 +02:00
2022-01-17 08:34:19 +01:00
2021-11-02 14:14:55 -04:00
2022-04-06 10:50:37 +02:00
2022-04-20 09:36:24 +02:00