Files
qemu/include/hw
Christoffer Dall a9d477c4e3 arm_gic: Add GICC_APRn state to the GICState
The GICC_APRn registers are not currently supported by the ARM GIC v2.0
emulation.  This patch adds the missing state.

Note that we also change the number of APRs to use a define GIC_NR_APRS
based on the maximum number of preemption levels.  This patch also adds
RAZ/WI accessors for the four registers on the emulated CPU interface.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2014-02-08 14:50:48 +00:00
..
2013-06-07 14:55:33 +02:00
2013-04-29 08:27:47 -05:00
2013-12-17 20:12:51 +00:00
2013-12-24 18:02:18 +01:00
2014-02-03 14:04:00 +00:00
2014-01-26 13:11:45 +02:00
2014-01-26 13:06:48 +02:00
2013-07-29 21:06:27 +02:00
2013-11-05 17:47:30 +01:00
2014-01-26 13:06:49 +02:00
2013-12-17 20:12:51 +00:00
2013-06-27 15:38:35 -05:00
2013-05-01 20:55:21 +04:00
2014-01-06 15:02:30 -05:00