Peter Maydell
a71e264614
hw/arm/mps3r: Add UARTs
...
This board has a lot of UARTs: there is one UART per CPU in the
per-CPU peripheral part of the address map, whose interrupts are
connected as per-CPU interrupt lines. Then there are 4 UARTs in the
normal part of the peripheral space, whose interrupts are shared
peripheral interrupts.
Connect and wire them all up; this involves some OR gates where
multiple overflow interrupts are wired into one GIC input.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org >
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org >
Message-id: 20240206132931.38376-11-peter.maydell@linaro.org
2024-02-15 14:32:39 +00:00
..
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-01-05 16:20:15 +01:00
2024-01-26 11:30:49 +00:00
2024-02-01 08:13:30 +01:00
2024-02-01 08:13:30 +01:00
2024-02-01 08:33:18 +01:00
2024-01-30 21:20:20 +03:00
2024-01-30 21:20:20 +03:00
2024-02-01 08:13:30 +01:00
2024-02-02 16:23:47 +00:00
2024-01-09 14:42:40 +00:00
2024-01-05 16:20:15 +01:00
2024-02-02 13:51:59 +00:00
2024-01-26 11:30:49 +00:00
2023-10-19 14:32:13 +01:00
2024-01-26 11:30:49 +00:00
2024-01-05 16:20:15 +01:00
2021-12-15 10:35:26 +00:00
2022-04-21 17:03:51 +04:00
2024-02-02 18:56:32 +00:00
2024-02-02 13:51:58 +00:00
2023-10-25 09:52:44 +02:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-01-26 11:30:49 +00:00
2024-02-02 16:23:47 +00:00
2024-02-02 18:56:32 +00:00
2023-10-27 12:42:13 +01:00
2024-02-02 16:23:47 +00:00
2024-02-15 14:32:38 +00:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2023-10-27 12:42:13 +01:00
2023-10-27 12:42:13 +01:00
2024-02-15 14:32:38 +00:00
2022-09-14 11:19:40 +01:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-02-15 14:32:39 +00:00
2024-02-02 18:56:32 +00:00
2024-02-02 13:51:58 +00:00
2024-02-02 13:51:58 +00:00
2024-02-02 16:23:47 +00:00
2024-01-09 14:42:40 +00:00
2024-01-09 14:42:40 +00:00
2024-02-02 13:51:58 +00:00
2024-02-15 11:36:23 +00:00
2024-01-05 16:20:15 +01:00
2024-01-26 11:30:47 +00:00
2024-01-09 14:42:40 +00:00
2024-01-26 11:30:49 +00:00
2024-01-26 11:30:49 +00:00
2024-01-26 11:30:49 +00:00
2024-01-05 16:20:15 +01:00
2024-01-26 11:30:49 +00:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2023-05-02 15:47:41 +01:00
2024-02-02 16:23:47 +00:00
2023-10-27 12:42:13 +01:00
2024-02-02 16:23:47 +00:00
2024-02-15 13:38:11 +00:00
2023-05-30 15:50:16 +01:00
2024-02-15 13:38:11 +00:00
2024-02-15 13:38:11 +00:00
2024-01-26 11:30:49 +00:00
2024-02-15 13:50:14 +00:00
2024-01-09 14:42:40 +00:00
2024-01-09 14:42:40 +00:00
2024-01-09 14:42:40 +00:00
2024-01-15 17:12:22 +00:00
2024-01-09 14:42:40 +00:00
2024-02-02 13:51:58 +00:00
2023-01-12 17:03:14 +00:00
2024-02-02 13:51:59 +00:00
2024-02-02 16:23:47 +00:00
2024-02-02 18:56:32 +00:00
2024-02-15 11:31:52 +00:00
2024-02-15 11:31:52 +00:00
2024-02-02 13:51:59 +00:00
2024-02-15 11:30:43 +00:00
2024-01-26 11:30:49 +00:00
2024-02-02 16:23:47 +00:00
2023-10-27 12:42:13 +01:00
2024-02-02 16:23:47 +00:00
2024-02-02 13:51:58 +00:00