Files
qemu/include/hw
Alistair Francis a714b8aa02 hw/intc: sifive_clint: Use RISC-V CPU GPIO lines
Instead of using riscv_cpu_update_mip() let's instead use the new RISC-V
CPU GPIO lines to set the timer and soft MIP bits.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Tested-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
Message-id: 946e1ef5e268b24084c7ddad84c146de62a56736.1630301632.git.alistair.francis@wdc.com
2021-09-21 07:56:49 +10:00
..
2021-05-12 18:20:25 +02:00
2021-07-08 14:15:45 -05:00
2021-02-21 18:41:04 +01:00
2021-03-05 15:17:34 +00:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2021-03-06 16:18:42 +01:00
2020-09-09 09:27:09 -04:00
2021-09-04 17:34:05 -04:00
2021-09-01 11:08:16 +01:00
2021-05-12 17:42:23 +02:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-18 14:12:32 -04:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00