Logo
Explore Help
Sign In
mii/qemu
1
0
Fork 0
You've already forked qemu
mirror of https://github.com/mii443/qemu.git synced 2025-08-23 23:49:36 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
95f8510ef428f988897176b9585b8ba1432f939f
qemu/hw/riscv
History
Marc-André Lureau 0f9668e0c1 Remove qemu-common.h include from most units
Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com>
Message-Id: <20220323155743.1585078-33-marcandre.lureau@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2022-04-06 14:31:55 +02:00
..
boot.c
Remove qemu-common.h include from most units
2022-04-06 14:31:55 +02:00
Kconfig
hw/riscv: virt: Add optional AIA IMSIC support to virt machine
2022-03-03 13:14:50 +10:00
meson.build
hw/riscv/Kconfig: Restrict NUMA to Virt & Spike machines
2021-07-20 15:32:49 +02:00
microchip_pfsoc.c
hw/riscv: Use error_fatal for SoC realisation
2022-01-08 15:46:09 +10:00
numa.c
hw: Do not include qemu/log.h if it is not necessary
2021-05-02 17:24:50 +02:00
opentitan.c
hw: riscv: opentitan: fixup SPI addresses
2022-03-03 13:14:50 +10:00
riscv_hart.c
hw/riscv: hart: Add a new 'resetvec' property
2020-09-09 15:54:18 -07:00
shakti_c.c
hw/riscv: shakti_c: Use MachineState::ram and MachineClass::default_ram_id
2021-10-22 23:35:47 +10:00
sifive_e.c
hw/riscv: Use error_fatal for SoC realisation
2022-01-08 15:46:09 +10:00
sifive_u.c
hw/riscv: Use error_fatal for SoC realisation
2022-01-08 15:46:09 +10:00
spike.c
hw/riscv: Remove macros for ELF BIOS image names
2022-01-21 15:52:57 +10:00
virt.c
hw/riscv: virt: Increase maximum number of allowed CPUs
2022-03-03 13:14:50 +10:00
Powered by Gitea Version: 1.24.2 Page: 253ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API