mii/qemu
1
0
Fork 0
mirror of https://github.com/mii443/qemu.git synced 2025-08-27 01:19:30 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
8ec1e4f1ef974e901b416fef6c3b38a5cc2eeffa
qemu/target/riscv
History
Palmer Dabbelt 44602af858 RISC-V: Allow both Zmmul and M 
We got to talking about how Zmmul and M interact with each other
https://github.com/riscv/riscv-isa-manual/issues/869 , and it turns out
that QEMU's behavior is slightly wrong: having Zmmul and M is a legal
combination, it just means that the multiplication instructions are
supported even when M is disabled at runtime via misa.

This just stops overriding M from Zmmul, with that the other checks for
the multiplication instructions work as per the ISA.

Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20220714180033.22385-1-palmer@rivosinc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2022-07-27 17:34:02 +10:00
..
insn_trans
target/riscv: Minimize the calls to decode_save_opc
2022-07-03 10:03:20 +10:00
arch_dump.c
target-riscv: support QMP dump-guest-memory
2021-03-04 09:43:29 -05:00
bitmanip_helper.c
target/riscv: rvk: add support for zbkx extension
2022-04-29 10:47:45 +10:00
common-semi-target.h
semihosting: Split out common-semi-target.h
2022-06-28 04:35:07 +05:30
cpu_bits.h
target/riscv: Update default priority table for local interrupts
2022-07-03 10:03:20 +10:00
cpu_helper.c
target/riscv: Update default priority table for local interrupts
2022-07-03 10:03:20 +10:00
cpu_user.h
…
cpu-param.h
Normalize header guard symbol definition
2022-05-11 16:50:26 +02:00
cpu.c
RISC-V: Allow both Zmmul and M
2022-07-27 17:34:02 +10:00
cpu.h
target/riscv: Support mcycle/minstret write operation
2022-07-03 10:03:20 +10:00
crypto_helper.c
target/riscv: rvk: add support for zksed/zksh extension
2022-04-29 10:47:45 +10:00
csr.c
target/riscv: Remove CSRs that set/clear an IMSIC interrupt file bits
2022-07-03 10:03:20 +10:00
debug.c
target/riscv/debug.c: keep experimental rv128 support working
2022-06-10 09:31:42 +10:00
debug.h
target/riscv: csr: Hook debug CSR read/write
2022-04-22 10:35:16 +10:00
fpu_helper.c
target/riscv: add support for zhinx/zhinxmin
2022-03-03 13:14:50 +10:00
gdbstub.c
target/riscv: correct "code should not be reached" for x-rv128
2022-02-16 12:24:18 +10:00
helper.h
target/riscv: rvk: add support for zksed/zksh extension
2022-04-29 10:47:45 +10:00
insn16.decode
target/riscv: accessors to registers upper part and 128-bit load/store
2022-01-08 15:46:10 +10:00
insn32.decode
target/riscv: rvk: add support for zksed/zksh extension
2022-04-29 10:47:45 +10:00
instmap.h
target/riscv: progressively load the instruction during decode
2020-02-25 20:20:23 +00:00
internals.h
target/riscv: rvv: Add tail agnostic for vx, vvm, vxm instructions
2022-06-10 09:31:42 +10:00
Kconfig
meson: Introduce target-specific Kconfig
2021-07-09 18:21:34 +02:00
kvm_riscv.h
target/riscv: Support setting external interrupt by KVM
2022-01-21 15:52:56 +10:00
kvm-stub.c
target/riscv: Support setting external interrupt by KVM
2022-01-21 15:52:56 +10:00
kvm.c
Remove qemu-common.h include from most units
2022-04-06 14:31:55 +02:00
m128_helper.c
target/riscv: support for 128-bit M extension
2022-01-08 15:46:10 +10:00
machine.c
target/riscv: Support mcycle/minstret write operation
2022-07-03 10:03:20 +10:00
meson.build
target/riscv: Support mcycle/minstret write operation
2022-07-03 10:03:20 +10:00
monitor.c
target/riscv: Fix incorrect PTE merge in walk_pte
2022-04-29 10:47:46 +10:00
op_helper.c
target/riscv: rvk: add CSR support for Zkr
2022-04-29 10:47:45 +10:00
pmp.c
target/riscv/pmp: guard against PMP ranges with a negative size
2022-07-03 10:03:20 +10:00
pmp.h
target/riscv: rvk: add CSR support for Zkr
2022-04-29 10:47:45 +10:00
pmu.c
target/riscv: Support mcycle/minstret write operation
2022-07-03 10:03:20 +10:00
pmu.h
target/riscv: Support mcycle/minstret write operation
2022-07-03 10:03:20 +10:00
sbi_ecall_interface.h
Clean up ill-advised or unusual header guards
2022-05-11 16:50:01 +02:00
trace-events
target/riscv: Add ePMP CSR access functions
2021-05-11 20:02:06 +10:00
trace.h
trace: switch position of headers to what Meson requires
2020-08-21 06:18:24 -04:00
translate.c
target/riscv: Minimize the calls to decode_save_opc
2022-07-03 10:03:20 +10:00
vector_helper.c
target/riscv: rvv: Add tail agnostic for vector permutation instructions
2022-06-10 09:31:42 +10:00
XVentanaCondOps.decode
target/riscv: Add XVentanaCondOps custom extension
2022-02-16 12:24:18 +10:00