Keith Packard ae4a70c071 riscv: Separate FPU register size from core register size in gdbstub [v2] ...

The size of the FPU registers is dictated by the 'f' and 'd' features,
not the core processor register size. Processors with the 'd' feature
have 64-bit FPU registers. Processors without the 'd' feature but with
the 'f' feature have 32-bit FPU registers.

Signed-off-by: Keith Packard <keithp@keithp.com>
[Palmer: This requires manually triggering a rebuild of
riscv32-softmmu/gdbstub-xml.c]
Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>

2020-02-10 12:01:36 -08:00

..

insn_trans

target/riscv: fsd/fsw doesn't dirty FP state

2020-01-16 10:03:08 -08:00

cpu_bits.h

target/riscv: Update the Hypervisor CSRs to v0.4

2019-09-17 08:42:43 -07:00

cpu_helper.c

tcg: Search includes from the project root source directory

2020-01-15 15:13:10 -10:00

cpu_user.h

Supply missing header guards

2019-06-12 13:20:21 +02:00

cpu-param.h

tcg: Split out target/arch/cpu-param.h

2019-06-10 07:03:34 -07:00

cpu.c

qdev: set properties with device_class_set_props()

2020-01-24 20:59:15 +01:00

cpu.h

target/riscv: Fix tb->flags FS status

2020-01-16 10:02:58 -08:00

csr.c

target/riscv: update mstatus.SD when FS is set dirty

2020-01-16 10:03:15 -08:00

fpu_helper.c

target/riscv: rationalise softfloat includes

2019-08-19 12:07:13 +01:00

gdbstub.c

riscv: Separate FPU register size from core register size in gdbstub [v2]

2020-02-10 12:01:36 -08:00

helper.h

…

insn16-32.decode

target/riscv: Split RVC32 and RVC64 insns into separate files

2019-05-24 12:09:22 -07:00

insn16-64.decode

target/riscv: Add checks for several RVC reserved operands

2019-05-24 12:09:25 -07:00

insn16.decode

target/riscv: Add checks for several RVC reserved operands

2019-05-24 12:09:25 -07:00

insn32-64.decode

target/riscv: Convert RV64D insns to decodetree

2019-03-13 10:34:06 +01:00

insn32.decode

target/riscv: Name the argument sets for all of insn32 formats

2019-05-24 12:09:22 -07:00

instmap.h

Supply missing header guards

2019-06-12 13:20:21 +02:00

Makefile.objs

riscv: hmp: Add a command to show virtual memory mappings

2019-09-17 08:42:43 -07:00

monitor.c

riscv: hmp: Add a command to show virtual memory mappings

2019-09-17 08:42:43 -07:00

op_helper.c

riscv: Set xPIE to 1 after xRET

2020-01-16 10:02:41 -08:00

pmp.c

target/riscv: PMP violation due to wrong size parameter

2019-10-28 08:46:33 -07:00

pmp.h

RISC-V: Check for the effective memory privilege mode during PMP checks

2019-06-23 23:44:41 -07:00

trace-events

target/riscv/pmp: Convert qemu_log_mask(LOG_TRACE) to trace events

2019-09-17 08:42:42 -07:00

translate.c

Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-5.0-sf1' into staging

2020-01-24 12:34:04 +00:00