Peter Maydell
497d415d76
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20201008-1' into staging
target-arm queue:
* hw/ssi/npcm7xx_fiu: Fix handling of unsigned integer
* hw/arm/fsl-imx25: Fix a typo
* hw/arm/sbsa-ref : Fix SMMUv3 Initialisation
* hw/arm/sbsa-ref : allocate IRQs for SMMUv3
* hw/char/bcm2835_aux: Allow less than 32-bit accesses
* hw/arm/virt: Implement kvm-steal-time
* target/arm: Make '-cpu max' have a 48-bit PA
# gpg: Signature made Thu 08 Oct 2020 21:40:31 BST
# gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE
# gpg: issuer "peter.maydell@linaro.org"
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@gmail.com>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [ultimate]
# Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE
* remotes/pmaydell/tags/pull-target-arm-20201008-1:
target/arm: Make '-cpu max' have a 48-bit PA
hw/arm/virt: Implement kvm-steal-time
tests/qtest: Restore aarch64 arm-cpu-features test
hw/arm/virt: Move kvm pmu setup to virt_cpu_post_init
hw/arm/virt: Move post cpu realize check into its own function
target/arm/kvm: Make uncalled stubs explicitly unreachable
linux headers: sync to 5.9-rc7
hw/char/bcm2835_aux: Allow less than 32-bit accesses
hw/arm/sbsa-ref : allocate IRQs for SMMUv3
hw/arm/sbsa-ref : Fix SMMUv3 Initialisation
hw/arm/fsl-imx25: Fix a typo
hw/ssi/npcm7xx_fiu: Fix handling of unsigned integer
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2020-10-08 21:41:20 +01:00
..
2020-09-29 15:41:36 +02:00
2020-09-18 14:12:32 -04:00
2020-10-08 15:24:32 +01:00
2020-07-10 15:18:08 +02:00
2020-09-18 14:12:32 -04:00
2020-09-30 19:09:20 +02:00
2020-10-05 16:41:22 +02:00
2020-09-18 14:12:32 -04:00
2020-06-15 22:05:28 +02:00
2020-09-29 10:08:25 +02:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-10-01 15:28:55 +01:00
2020-10-01 13:04:16 -04:00
2020-09-22 21:11:10 +01:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-30 19:11:36 +02:00
2020-09-18 14:12:32 -04:00
2020-09-29 15:41:36 +02:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-30 11:29:56 +02:00
2020-09-18 14:12:32 -04:00
2020-09-09 09:27:09 -04:00
2020-09-18 14:12:32 -04:00
2020-09-29 15:41:35 +02:00
2020-09-09 09:27:09 -04:00
2020-10-02 13:52:49 +02:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-01-09 11:41:29 +00:00
2020-06-22 18:37:12 +02:00
2020-09-09 09:27:09 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-09 09:27:09 -04:00
2020-09-30 19:09:20 +02:00
2020-09-18 14:12:32 -04:00
2020-09-30 19:11:36 +02:00
2020-09-30 19:09:20 +02:00
2020-09-18 14:12:32 -04:00
2020-06-10 12:10:23 -04:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-03-17 12:22:36 -04:00
2020-08-03 17:55:03 +01:00
2020-01-29 19:28:52 +01:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2019-11-11 13:44:16 +00:00
2020-08-28 10:02:46 +01:00
2020-09-18 14:12:32 -04:00
2020-10-06 11:09:35 -04:00
2020-09-09 09:27:09 -04:00
2020-05-27 11:23:07 -07:00
2020-09-09 09:27:09 -04:00
2020-09-09 09:27:09 -04:00
2020-09-18 14:12:32 -04:00
2020-09-18 14:12:32 -04:00
2020-09-09 09:27:09 -04:00