Files
qemu/hw
Mostafa Saleh 263d0e4867 hw/arm/smmuv3: Add missing fields for IDR0
In preparation for adding stage-2 support.
Add IDR0 fields related to stage-2.

VMID16: 16-bit VMID supported.
S2P: Stage-2 translation supported.

They are described in 6.3.1 SMMU_IDR0.

No functional change intended.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Eric Auger <eric.auger@redhat.com>
Signed-off-by: Mostafa Saleh <smostafa@google.com>
Tested-by: Eric Auger <eric.auger@redhat.com>
Tested-by: Jean-Philippe Brucker <jean-philippe@linaro.org>
Message-id: 20230516203327.2051088-2-smostafa@google.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2023-05-30 13:02:53 +01:00
..
2023-05-16 16:21:54 +02:00
2023-03-20 12:43:50 +01:00
2023-03-20 12:43:50 +01:00
2023-04-21 04:25:52 -04:00
2023-02-08 07:28:05 +01:00
2023-03-20 12:43:50 +01:00
2022-10-27 11:34:31 +01:00
2023-04-20 10:21:14 +01:00
2023-05-24 09:21:22 +02:00