Files
qemu/hw/intc
Peter Maydell 227a865366 hw/intc/arm_gicv3: Add IRQ handling CPU interface registers
Add the CPU interface registers which deal with acknowledging
and dismissing interrupts.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Shannon Zhao <shannon.zhao@linaro.org>
Tested-by: Shannon Zhao <shannon.zhao@linaro.org>
Message-id: 1465915112-29272-19-git-send-email-peter.maydell@linaro.org
2016-06-17 15:23:51 +01:00
..
2016-05-19 16:42:29 +02:00
2016-06-07 18:19:23 +03:00
2016-05-19 16:42:29 +02:00
2016-05-12 13:22:24 +01:00
2016-05-12 13:22:25 +01:00
2016-01-29 15:07:24 +00:00
2016-01-29 15:07:24 +00:00
2016-05-19 16:42:29 +02:00
2016-05-19 16:42:29 +02:00
2016-01-29 15:07:22 +00:00
2016-05-12 13:22:25 +01:00
2016-05-19 16:42:29 +02:00
2016-05-19 16:42:29 +02:00
2016-01-29 15:07:22 +00:00
2016-01-29 15:07:24 +00:00