Logo
Explore Help
Sign In
mii/qemu
1
0
Fork 0
You've already forked qemu
mirror of https://github.com/mii443/qemu.git synced 2025-12-12 21:38:47 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
152f8d792392e86f41c58a86cf5939b0ef739f12
qemu/hw/riscv
History
Paolo Bonzini 82a230d5a3 riscv-softmmu.mak: replace CONFIG_* with Kconfig "select" directives
%-softmmu.mak only keep boards and optional device
definitions in Kconfig mode.

Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2019-03-07 21:46:19 +01:00
..
Kconfig
riscv-softmmu.mak: replace CONFIG_* with Kconfig "select" directives
2019-03-07 21:46:19 +01:00
Makefile.objs
hw/riscv/Makefile.objs: Create CONFIG_* for riscv boards
2019-02-05 16:50:20 +01:00
riscv_hart.c
riscv_hart: Fix crash when introspecting the device
2018-07-19 09:05:48 -07:00
riscv_htif.c
hw: Do not include "exec/address-spaces.h" if it is not necessary
2018-06-01 14:15:10 +02:00
sifive_clint.c
RISC-V: Fix CLINT timecmp low 32-bit writes
2018-12-20 12:08:43 -08:00
sifive_e.c
riscv: Ensure the kernel start address is correctly cast
2019-02-11 15:56:22 -08:00
sifive_plic.c
RISC-V: Fix PLIC pending bitfield reads
2018-12-20 12:08:43 -08:00
sifive_prci.c
SiFive RISC-V PRCI Block
2018-03-07 08:30:28 +13:00
sifive_test.c
SiFive RISC-V Test Finisher
2018-03-07 08:30:28 +13:00
sifive_u.c
riscv: Ensure the kernel start address is correctly cast
2019-02-11 15:56:22 -08:00
sifive_uart.c
sifive_uart: Implement interrupt pending register
2018-12-20 12:08:43 -08:00
spike.c
riscv: Ensure the kernel start address is correctly cast
2019-02-11 15:56:22 -08:00
virt.c
riscv: Ensure the kernel start address is correctly cast
2019-02-11 15:56:22 -08:00
Powered by Gitea Version: 1.24.5 Page: 154ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API