Files
qemu/hw
Peter Maydell 0cf0985201 hw/intc/arm_gic: reserved register addresses are RAZ/WI
The GICv2 specification says that reserved register addresses
must RAZ/WI; now that we implement external abort handling
for Arm CPUs this means we must return MEMTX_OK rather than
MEMTX_ERROR, to avoid generating a spurious guest data abort.

Cc: qemu-stable@nongnu.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 1513183941-24300-3-git-send-email-peter.maydell@linaro.org
Reviewed-by: Alistair Francis <alistair.francis@xilinx.com>
2018-01-11 13:25:40 +00:00
..
2018-01-08 11:18:23 +01:00
2016-10-04 13:28:07 +01:00
2018-01-11 13:25:34 +00:00
2017-12-18 17:07:02 +03:00
2017-12-22 15:03:41 +01:00
2017-12-18 17:07:03 +03:00
2017-10-27 16:03:54 +02:00
2017-12-18 17:07:02 +03:00
2017-12-18 17:07:02 +03:00
2017-12-15 09:49:23 +11:00
2016-01-29 15:07:25 +00:00
2017-12-18 17:07:02 +03:00
2017-12-22 09:01:09 -05:00
2017-12-18 17:07:03 +03:00
2017-08-30 18:23:25 +02:00