mii/qemu
1
0
Fork 0
mirror of https://github.com/mii443/qemu.git synced 2025-08-25 16:39:37 +00:00
Code Issues Packages Projects Releases Wiki Activity
44,972 Commits 53 Branches 375 Tags
cc518af0b2df156b68551cb1585a9db17c2b0084
Commit Graph

3 Commits

Author SHA1 Message Date
Leon Alrae
2edd5261ff hw/mips/cps: create CPC block inside CPS 
Create Cluster Power Controller and add a link to the CPC MemoryRegion
in GCR. Guest can enable / map CPC to any physical address by writing to
the memory-mapped GCR_CPC_BASE register.

Set vp-start-reset property to 1 to allow only first VP to run from reset.
Others are brought up by the guest via CPC memory-mapped registers.

Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
 2016-03-30 09:13:59 +01:00
Leon Alrae
a9bd9b5a86 hw/mips/cps: create GCR block inside CPS 
Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
 2016-03-30 09:13:59 +01:00
Leon Alrae
8e7e8a5b7b hw/mips: implement generic MIPS Coherent Processing System container 
Implement generic MIPS Coherent Processing System (CPS) which in this
commit just creates VPs, but it will serve as a container also for
other components like Global Configuration Registers and Cluster Power
Controller.

Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
 2016-03-30 09:13:58 +01:00