mii/qemu
1
0
Fork 0
mirror of https://github.com/mii443/qemu.git synced 2025-08-31 03:19:27 +00:00
Code Issues Packages Projects Releases Wiki Activity

tcg/arm: Split out tcg_out_cmp()

Browse Source 
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20231028194522.245170-12-richard.henderson@linaro.org>
[PMD: Split from bigger patch, part 1/2]
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-Id: <20231108145244.72421-1-philmd@linaro.org>
This commit is contained in:
Richard Henderson
2023-11-08 15:52:42 +01:00
parent 34aff3c2e0
commit e67ec08c3d
1 changed files with 17 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

32
tcg/arm/tcg-target.c.inc
View File

@ -1191,6 +1191,13 @@ static void tcg_out_mb(TCGContext *s, TCGArg a0)
} }
} }
static TCGCond tcg_out_cmp(TCGContext *s, TCGCond cond, TCGReg a,
TCGArg b, int b_const)
{
tcg_out_dat_rIN(s, COND_AL, ARITH_CMP, ARITH_CMN, 0, a, b, b_const);
return cond;
}
static TCGCond tcg_out_cmp2(TCGContext *s, const TCGArg *args, static TCGCond tcg_out_cmp2(TCGContext *s, const TCGArg *args,
const int *const_args) const int *const_args)
{ {
@ -1809,9 +1816,8 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc,
/* Constraints mean that v2 is always in the same register as dest, /* Constraints mean that v2 is always in the same register as dest,
* so we only need to do "if condition passed, move v1 to dest". * so we only need to do "if condition passed, move v1 to dest".
*/ */
tcg_out_dat_rIN(s, COND_AL, ARITH_CMP, ARITH_CMN, 0, c = tcg_out_cmp(s, args[5], args[1], args[2], const_args[2]);
args[1], args[2], const_args[2]); tcg_out_dat_rIK(s, tcg_cond_to_arm_cond[c], ARITH_MOV,
tcg_out_dat_rIK(s, tcg_cond_to_arm_cond[args[5]], ARITH_MOV,
ARITH_MVN, args[0], 0, args[3], const_args[3]); ARITH_MVN, args[0], 0, args[3], const_args[3]);
break; break;
case INDEX_op_add_i32: case INDEX_op_add_i32:
@ -1961,25 +1967,21 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc,
break; break;
case INDEX_op_brcond_i32: case INDEX_op_brcond_i32:
tcg_out_dat_rIN(s, COND_AL, ARITH_CMP, ARITH_CMN, 0, c = tcg_out_cmp(s, args[2], args[0], args[1], const_args[1]);
args[0], args[1], const_args[1]); tcg_out_goto_label(s, tcg_cond_to_arm_cond[c], arg_label(args[3]));
tcg_out_goto_label(s, tcg_cond_to_arm_cond[args[2]],
arg_label(args[3]));
break; break;
case INDEX_op_setcond_i32: case INDEX_op_setcond_i32:
tcg_out_dat_rIN(s, COND_AL, ARITH_CMP, ARITH_CMN, 0, c = tcg_out_cmp(s, args[3], args[1], args[2], const_args[2]);
args[1], args[2], const_args[2]); tcg_out_dat_imm(s, tcg_cond_to_arm_cond[c],
tcg_out_dat_imm(s, tcg_cond_to_arm_cond[args[3]],
ARITH_MOV, args[0], 0, 1); ARITH_MOV, args[0], 0, 1);
tcg_out_dat_imm(s, tcg_cond_to_arm_cond[tcg_invert_cond(args[3])], tcg_out_dat_imm(s, tcg_cond_to_arm_cond[tcg_invert_cond(c)],
ARITH_MOV, args[0], 0, 0); ARITH_MOV, args[0], 0, 0);
break; break;
case INDEX_op_negsetcond_i32: case INDEX_op_negsetcond_i32:
tcg_out_dat_rIN(s, COND_AL, ARITH_CMP, ARITH_CMN, 0, c = tcg_out_cmp(s, args[3], args[1], args[2], const_args[2]);
args[1], args[2], const_args[2]); tcg_out_dat_imm(s, tcg_cond_to_arm_cond[c],
tcg_out_dat_imm(s, tcg_cond_to_arm_cond[args[3]],
ARITH_MVN, args[0], 0, 0); ARITH_MVN, args[0], 0, 0);
tcg_out_dat_imm(s, tcg_cond_to_arm_cond[tcg_invert_cond(args[3])], tcg_out_dat_imm(s, tcg_cond_to_arm_cond[tcg_invert_cond(c)],
ARITH_MOV, args[0], 0, 0); ARITH_MOV, args[0], 0, 0);
break; break;