mirror of
https://github.com/mii443/qemu.git
synced 2025-09-01 22:59:29 +00:00
LatticeMico32 target support
This patch adds support for the LatticeMico32 softcore processor by Lattice Semiconductor. Signed-off-by: Michael Walle <michael@walle.cc> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
This commit is contained in:
committed by
Edgar E. Iglesias
parent
ca27c052d9
commit
81ea0e1304
13
cpu-exec.c
13
cpu-exec.c
@ -239,6 +239,7 @@ int cpu_exec(CPUState *env1)
|
||||
#elif defined(TARGET_ALPHA)
|
||||
#elif defined(TARGET_ARM)
|
||||
#elif defined(TARGET_PPC)
|
||||
#elif defined(TARGET_LM32)
|
||||
#elif defined(TARGET_MICROBLAZE)
|
||||
#elif defined(TARGET_MIPS)
|
||||
#elif defined(TARGET_SH4)
|
||||
@ -292,6 +293,8 @@ int cpu_exec(CPUState *env1)
|
||||
env->old_exception = -1;
|
||||
#elif defined(TARGET_PPC)
|
||||
do_interrupt(env);
|
||||
#elif defined(TARGET_LM32)
|
||||
do_interrupt(env);
|
||||
#elif defined(TARGET_MICROBLAZE)
|
||||
do_interrupt(env);
|
||||
#elif defined(TARGET_MIPS)
|
||||
@ -332,7 +335,7 @@ int cpu_exec(CPUState *env1)
|
||||
}
|
||||
#if defined(TARGET_ARM) || defined(TARGET_SPARC) || defined(TARGET_MIPS) || \
|
||||
defined(TARGET_PPC) || defined(TARGET_ALPHA) || defined(TARGET_CRIS) || \
|
||||
defined(TARGET_MICROBLAZE)
|
||||
defined(TARGET_MICROBLAZE) || defined(TARGET_LM32)
|
||||
if (interrupt_request & CPU_INTERRUPT_HALT) {
|
||||
env->interrupt_request &= ~CPU_INTERRUPT_HALT;
|
||||
env->halted = 1;
|
||||
@ -412,6 +415,13 @@ int cpu_exec(CPUState *env1)
|
||||
env->interrupt_request &= ~CPU_INTERRUPT_HARD;
|
||||
next_tb = 0;
|
||||
}
|
||||
#elif defined(TARGET_LM32)
|
||||
if ((interrupt_request & CPU_INTERRUPT_HARD)
|
||||
&& (env->ie & IE_IE)) {
|
||||
env->exception_index = EXCP_IRQ;
|
||||
do_interrupt(env);
|
||||
next_tb = 0;
|
||||
}
|
||||
#elif defined(TARGET_MICROBLAZE)
|
||||
if ((interrupt_request & CPU_INTERRUPT_HARD)
|
||||
&& (env->sregs[SR_MSR] & MSR_IE)
|
||||
@ -624,6 +634,7 @@ int cpu_exec(CPUState *env1)
|
||||
/* XXX: Save/restore host fpu exception state?. */
|
||||
#elif defined(TARGET_SPARC)
|
||||
#elif defined(TARGET_PPC)
|
||||
#elif defined(TARGET_LM32)
|
||||
#elif defined(TARGET_M68K)
|
||||
cpu_m68k_flush_flags(env, env->cc_op);
|
||||
env->cc_op = CC_OP_FLAGS;
|
||||
|
Reference in New Issue
Block a user